Spherical and well-separated tungsten nanocrystals embedded in the SiO 2 layer are demonstrated for the low-voltage nonvolatile memory device. The tungsten dots are formed, based on the thermal oxidation of the tungsten silicide, with a mean size and aerial density of 4.5 nm and 3.7 ϫ 10 11 /cm 2 , respectively. A pronounced capacitance-voltage hysteresis is observed with a memory window of 0.95 V under the 3 V programming voltage. Also, the endurance of the memory device is not degraded up to 10 Recently, considerable attention has been focused on semiconductor or metal nanocrystals embedded in the silicon dioxide of a metal oxide semiconductor ͑MOS͒ device for future high speed and low power consuming memory device.
Recently, considerable attention has been focused on semiconductor or metal nanocrystals embedded in the silicon dioxide of a metal oxide semiconductor ͑MOS͒ device for future high speed and low power consuming memory device. 1, 2 The use of a floating gate composed of distributed nanocrystals reduces the problems of charge loss encountered in conventional floating-gate electrically erasable and programmable read-only memories ͑EEPROMs͒, allowing for thinner tunnel oxide and, thereby, smaller operating voltages, better endurance and retention, and faster program/erase speed. [3] [4] [5] The self-assembling of silicon or germanium nanocrystals embedded in SiO 2 layers has been widely studied, and strong memory effects in MOS devices were reported. [6] [7] [8] There are, however, few reports on the memory effects of metal nanocrystals during the past years. The major advantages of metal nanocrystals over their semiconductor counterparts include higher density of states around the Fermi level, stronger coupling with the conduction channel, a wide range of available work functions, and smaller energy perturbation due to carrier confinement. 2 In this paper, we demonstrate the electron charging and discharging effects of tungsten ͑W͒ nanocrystals embedded in SiO 2 , which is of special interest for applications of low-power nonvolatile memory ͑NVM͒ technology. Its implementation is compatible with the current manufacturing technology of semiconductor industry and represents a viable candidate for low-voltage sub-100 nm nonvolatile memory nodes.
Experimental
Single-crystal, 6 in. diam, ͑100͒ oriented p-type silicon wafers were used in the present study. The wafers were chemically cleaned by a standard RCA cleaning, followed by a dry oxidation in an atmospheric pressure chemical vapor deposition ͑APCVD͒ furnace to form a 4.5 nm tunnel oxide. Subsequently, an 8 nm tungsten-rich tungsten silicide layer, W 5 Si 3 , was physically sputtered onto the tunnel oxide. The W 5 Si 3 layer was capped by a 10 nm amorphous Si layer deposited also by sputtering. Afterwards, the stacked structure was dry oxidized at 900°C to form a layer with control oxide on the top and tungsten nanocrystals precipitated and embedded between tunnel oxide and control oxide. For tungsten silicide films deposited on SiO 2 , in the initial stage of the thermal oxidation, the removal of Si from the silicide layer ͑to form SiO 2 ) leads directly to the formation of free tungsten. 9 The capped amorphous Si was utilized to compensate for the insufficiency of the control oxide derived only from the oxidation of the tungsten-rich tungsten silicide. In the deposition of the 8 nm thick W-rich tungsten silicide W 5 Si 3 , the formed silicon dioxide after the oxidation of W 5 Si 3 layer is estimated to be around 7.5 nm, which is considered not as dense as the silicon dioxide formed from the oxidation of Si layer and not thick enough to be a well-qualified control oxide. Al gate electrode was finally patterned and sintered. The structural analyses were performed by transmission electron microscopy ͑TEM͒. Also, Fourier transform infrared spectroscopy ͑FTIR͒ was used to determine the bonding type of the sample. The capacitance-voltage ͑C-V͒ measurements were performed by a precision LCR meter HP 4284A to study the electron charging and discharging effects of the tungsten nanocrystals. To examine the reliability issue of the tungsten nanocrystal memory device, the endurance characteristics were demonstrated. The HP 8110A pulse generator was connected to the HP 4284A through a switch and the C-V measurements were performed after the stress of the periodic pulses to identify the relationship of threshold voltage shift ͑memory window͒ versus pulse cycles. Figure 1 represents a typical bright-field, cross-sectional TEM image. The W nanocrystals show a dark contrast on a gray background. Spherical and well-separated W nanocrystals embedded in the SiO 2 layer are clearly observed. The mean size and aerial density of the W nanocrystals are found to be 4.5 nm and 3.7 ϫ 10 11 /cm 2 , respectively. Also, the overlapped image of the nanocrystals is presumably due to the Z-axis image of the nanocrystals. It is observed that the precipitation of W nanocrystals is either on or above the 4.5 nm APCVD tunnel oxide layer. During the oxidation process of the tungsten silicide, it is concerned that if the tungsten nanocrystals are formed rather than being completely oxidized. As shown in Fig. 2 14,15 A premise for the oxidation of the tungsten silicide to fabricate and improve the uniformity of the W dots is to control and optimize the oxidation process otherwise the tungsten elements would be fully oxidized. Figure 3a shows the capacitance-voltage ͑C-V͒ hysteresis after bidirectional sweeps, which implies the electron charging and discharging effects of tungsten nanocrystals embedded in SiO 2 . The bidirectional C-V sweeps were performed from deep inversion to deep accumulation and in reverse, which exhibited a threshold voltage shift, ⌬V t , indicating electron charging effect. In Fig. 3a , with the voltage swept from 3 to (Ϫ4) V and back to 3 V, a significant threshold voltage shift of 0.95 V is observed. As the swept voltage is increased to 8 or 10 V, a more pronounced C-V shift is observed. Note that the hysteresis is counterclockwise which is due to substrate injection from the electrons of the deep inversion layer and holes of the deep accumulation layer of Si substrate. 16 Figure 3b shows the band diagrams of ''write'' and ''erase'' operations with different gate polarities of the memory device. When the device is written or programmed, the electrons directly tunnel from the Si substrate through the tunnel oxide, and are trapped in the tungsten nanocrystals. When the device is erased, the electrons may tunnel back to the deep accumulation layer of Si substrate. The control oxide is utilized to prevent the carriers of gate electrode from injecting into the tungsten nanocrystals by Fowler-Nordheim ͑F-N͒ tunneling. Thanks to the large work function of the tungsten nanocrystals ͑4.55 eV͒ compared with the electron affinity of Si channel ͑4.05 eV͒, the electrons tunneling from the inversion layer of the silicon substrate are easily trapped in the nanocrystals and not easy to escape by tunneling back to the channel. This feature improves the retention characteristics of the memory device and implies the slower erasing than programming. 17 In addition, the tungsten nanocrystals do not bear a voltage drop from gate voltage, which means all the voltages provided from control gate are dropped to tunnel oxide and control oxide and gains profit over their semiconductor counterparts. In conventional floating gate nonvolatile memory devices, the operating voltage is above 7 V which is not easy to scale down due to the thick gate-stacked structure. In our approach to fabricate the tungsten nanocrystals embedded in SiO 2 , a lower programming voltage of 3 V and erasing voltage of (Ϫ4) V actualize a significant threshold voltage shift, 0.95 V, which is sufficient to be defined as ''1'' and ''0'' by a typical sense amplifier for a memory device. Figure 4 exhibits the endurance characteristics, after different write/erase cycles, of the tungsten nanocrystal memory device. The write and erase voltages are 3 and (Ϫ4) V, respectively. The memory window is hardly reduced until 10 6 W/E cycles are performed. Even though 10 9 pulse cycles are performed, it retains a large memory window of ϳ0.71 V without catastrophic decline as the previous reports on nanocrystal memory devices. 1, 6 This demonstrates the rugged nature of the tungsten nanocrystal memory device with the suitability for low-power nonvolatile memory devices.
Results and Discussion

Conclusion
We have demonstrated the electron charging and discharging effects of tungsten nanocrystals embedded in the SiO 2 layer. Spherical and well-separated tungsten nanocrystals embedded in the SiO 2 layer are fabricated with a mean size and aerial density of 4.5 nm and 3.7 ϫ 10 11 /cm 2 , respectively. The tungsten dots are formed by the thermal oxidation of the tungsten silicide. A significant C-V hysteresis of V t shift of 0.95 V is observed and the endurance of the memory device is not degraded up to 10 6 write/erase cycles. The implementation in this study is compatible with the current manufacturing technology of semiconductor industry and represents a viable candidate for low-voltage sub-100 nm nonvolatile memory nodes. 
